13.06.24 | Vollzeit | Sort-en-Chalosse | Michael Page InternationalFor mentoring and training the next generation of hardware engineers. Anforderungsprofil We are particularly looking for engineers with at least 10 years of experience in - RTL Coding - Physical design - Experienced in - SystemVerilog/VHDL - SystemC/C+ Some previous experience in Firmware based programing
Später ansehenVerpassen Sie nie wieder einen passenden Job!
Alle Jobs für Generating Engineer in Frankreich kostenlos abonnieren.